# Form 1449 (Modified) Atty Docket No. BRIDP004 Application No.: 09/724,585 Information Disclosure Statement By Applicant Filing Date Group Unknown (Use Several Sheets if Necessary) Page 1 of 2

### **U.S. Patent Documents**

				U.S. Patel	nt Documents			
Examine Initial	er	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
OILE	100	Α.	4,306,286	12/1981	Cocke et al.	703	15	
, K/8	~ 3	\B.	4,590,581	05/1986	Widdoes, Jr.	703	2_	
MAR 9 13	<u>y</u>	C.	4,635,218	01/1987	Widdoes, Jr.	703	14	
TW'S	Me	D.	4,675,646	06/1987	Lauer	340	146.2	
CE THINGS	ME	E.	4,845,712	07/1989	Sanner et al.	714	736	
Ca makes	W	F.	4,901,259	02/1990	Watkins	703	2_	
	W	G.	4,937,770	06/1990	Samuels et al.	703	16	
<del></del>	200	H.	4,937,827	06/1990	Beck et al.	714	33	
, K	MY	I.	5,036,473	07/1991	Butts et al.	703	23	
K	MM	J.	5,146,460	09/1992	Ackerman et al.	714	33	
γ/s	2	K.	5,281,864	01/1994	Hahn et al.	_	_	
k/.	N.	L.	5,321,828	06/1994	Phillips et al.	_	_	
	378	M.	5,329,470	07/1994	Sample et al.		(	
W	2V	N.	5,329,471	07/1994	Swoboda et al.		_	
K/	M	O.	5,369,593	11/1994	Papamarcos et al.		-	
KΛ	2/2	_P.	5,425,036	06/1995	Liu et al.		_	
Å.	NAV	, Q.	5,537,580	07/1996	Giomi et al.	_		
וֹאָ	767	R.	5,546,562	08/1996	Patel		(	
13	AV.	_S.	5,560,009	09/1996	Lenkov et al.	_	-	
<del></del>	1X	T.	5,574,388	11/1996	Barbier et al.	_	_	
K	AN	U.	5,581,742	12/1996	Lin et al.		_	
W	32	V.	5,596,587	01/1997	Douglas et al.		_	
	J/Y	W.	5,640,542	06/1997	Whitsel et al.		_	
K/	MV	X.	5,644,515	07/1997	Sample et al.		-	
	MX	ΣY.	5,663,900	09/1997	Bhandari et al.	·		
V.	7361	Z.	5,748,875	05/1998	Tzori	_	_	
Ž.	130	AA.	5,751,735	05/1998	Tobin et al.		_	
K		BB.	5,754,827	05/1998	Barbier et al.		_	
W	1/2 K	CC.	5,757,819	05/1998	Segars			
X/	W	DD.	5,777,489	07/1998	Barbier et al.	_		
W.	W	EE.	5,790,832	08/1998	Barbier et al.	_	_	
W.	W_	FF.	5,805,859	09/1998	Giramma et al.	_	_	-
KY	<u>\sqrt{\sq}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}</u>	GG.	5,812,414	09/1998	Butts et al.	_		
Examine	$\sim 10$	(0)	m	•	Date Considered			

Form 1449 (Modified) Atty Docket No. BRIDP004 Application No.: 09/724,585 Applicant **Information Disclosure** Beardslee et al. Filing Date **Statement By Applicant** November 28, 2000 Group Unknown (Se Several Sheets if Necessary) Page 2 of 2

### **U.S. Patent Documents**

\2	<i>į</i> ≅̃/			U.S. Pate	nt Documents			
PENTA TRAI	Examiner Whitial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
-	KAM	HH.	5,812,562	09/1998	Baeg	_	1	
	Krow.	II.	5,822,564	10/1998	Chilton et al.	_		
	KIN	JJ.	5,870,410	02/1999	Norman et al.	_		
	Kran	KK.	5,907,697	05/1999	Barbier et al.	_	į	
	Man.	LL.	5,937,190	08/1999	Gregory et al.			
	X MX	MM.	5,943,490	08/1999	Sample	_		
	Kron	NN.	5,960,191	09/1999	Sample et al.			
	Kran	00.	5,963,735	10/1999	Sample et al.	_	_	
	RAD	PP.	5,999,725	12/1999	Barbier et al.	_		
	MAN	QQ.	6,009,256	12/1999	Tseng et al.	_	_	
	KYAN	RR.	6,021,447	02/2000	Szeto et al.	_	_	
	MADE	SS.	6,026,230	02/2000	Lin et al.	_	1	
	Kan	TT.	6,041,176	03/2000	Shiell		-	
	Kran	UU.	6,057,706	05/2000	Barbier et al.	_		
	WAN	VV.	6,132,109	10/2000	Gregory et al.		_	
	Examiner	<u> </u>	may be		Date Considered	14/04	†	

OIR Form 1449 (Modified)	Atty Docket No.	BRIDP004	
OITE	Application No.:	09/724,585	
Information Disclosure	Applicant	Beardslee et al.	
Statement By Applicant	Filing Date	November 28, 2000	
Statement by Applicant	Group	Unknown	
(Use Several Sheets if Necessary)		Page 1 of 4	

### **U.S. Patent Documents**

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
Krave	A.	5,568,437	10/1996	Jamal	365	201	
Krave	В.	5,572,712	11/1996	Jamal	716	18	·
Kranz	C.	5,661,662	08/1997	Butts et al.	716	16	
Kyr	D.	6,014,334	01/2000	Patel et al.	365	189.08	
KYM	E.	6,182,247	01/2001	Herrmann et al.	714	39	

# Foreign Patent or Published Foreign Patent Application

Examiner Initial		Document No.	Publication Date	Country or Patent Office	Class	Sub- Class	Translation Yes No
	F.	DE 4 042 262	07/1992	Germany	_		X

### **Other Documents**

Examiner Initial	No.	Author, Title, Place (e.g. Journal) of Publication, Date				
Kon	G.	Bulent Dervisoglu, "Design for Testability: It is time to deliver it for Time-to-Market," Proceedings of the International Test Conference, 1999.				
Kryn	H.	Keshava Iyengar Satish, "Tutorial on Design For Testability (DFT): An ASIC Design Philosophy for testability from Chips to Systems," Sixth Annual IEEE International ASIC Conference and Exhibit, 1993.				
KW	I.	an Liband, "Techniques for Real-Time Debugging," Embedded Systems Programming, Vol. 8, No. 4, April 1995.				
Kir	J.	Dr. Vinod Agarwal, "Embedded IC Test: A New Plateau for DFT," Evaluation Engineering, Vol. 38, No. 9, September 1999.				
KAL	K.	Stephen O'Reilly, "Debugging Drivers with Emulators and Logic Analyzers," Embedded Systems Programming, Vol. 11, No. 2, February 1998.				
Kan	L.	Jack G. Ganssle, "Debuggers for Modern Embedded Systems," Embedded Systems Programming, November 1998.				
Kran	M.	Brent Miller, "Scan Conversion of ASICs," Circuit Design, Vol. 7, No. 2, February 1990.				
Examiner	TTI I	Date Considered 4/13/04				

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

APR 17 2001

10	<b>~</b> *		
101P	Form 1449 (Modified)	Atty Docket No.	BRIDP004
		Application No.:	09/724,585
OI " I	Information Disclosure	Applicant	Beardslee et al. APR 13
RADEN	Statement By Applicant	Filing Date	November 28, 2000 2807 2007
PANEN	MKG	Group	Unknown
	(Use Several Sheets if Necessary)		Page 2 of 4

### **Other Documents**

Examiner Initial	No.	Author, Title, Place (e.g. Journal) of Publication, Date					
Kran	N.	Jerry Bauer et al., "A Reconfigurable Logic Machine for Fast Event-Driven Simulation," Design Automation Conference Proceedings (DAC), June 1998, pgs. 668-671.					
Kran	O.	Synopsys, Inc., "BSD Compiler" datasheet, www.synopsys.com/products/test/bsd_ds.html.					
from	P.	Synopsys, Inc., "DFT Compiler" Next Generation 1-Pass Test Synthesis Technology Backgrounder, April 2000.					
Wan	Q.	Cynthia Cousineau et al., "Design of a JTAG Based Run Time Reconfigurable System," 7 <sup>th</sup> IEEE Symposium on Field Programmable Custom Computing Machines, 1999.					
A Nam	R.	John Andrews, "An Embedded JTAG, System Test Architecture," Proceedings of ELECTRO, 1994.					
KMA	S	Shen XuBang et al., "Design and Implementation of a JTAG Boundary-Scan Interface Controller," Proceedings of the 2 <sup>nd</sup> IEEE Asian Test Symposium, 1993.					
Kran	T	"JTAG for system emulation," Electronic Engineering, Vol. 65, No. 794, February 1993.					
K2V	U.	R.P. van Riessen et al., "Design and Implementation of a Hierarchical Testable Architecture using the Boundary Scan Standard," 1st European Test Conference, IEEE, 1989.					
Fran	V.	ng-Jer Huang et al., "ICEBERG: An Embedded In-circuit Emulator Synthesizer for Microcontrollers," Proceedings of the 36 <sup>th</sup> Design Automation Conference DAC), 1999.					
kran	W.	Ross Bannatyne, "Debugging Aids for Systems-on-a-Chip," Proceedings of North Con, 1998.					
KRN	X.	Robert J. Hasslen et al., "A Validation Strategy for Embedded Core ASICS," Proceedings of the Third Annual IEEE ASIC Seminar and Exhibit, September 1990.					
Kran	Υ.	Max Baron et al., "A Real-Time Performance Analyzer," VLSI Systems Design, May 4, 1987.					
Kran	Z.	Indradeep Ghosh, "A BIST Scheme for RTL Circuits Based on Symbolic Testability Analysis," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 1, January 2000.					
Kran	AA.	Indradeep Ghosh, "A Design-for-Testability Technique for Register-Transfer Level Circuits Using Control/Data Flow Extraction," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 8, August 1998.					
KNIN	BB.	Barbara Tuck, "Test-bench tools ease tedious, time-consuming manual efforts," Computer Design, May 1996.					
Examiner	Sh	Date Considered 4/13/04					
Hvominari In	STIGE OIF	ation considered. Draw line through citation if not in conformance and not					

BRIDPOOL CFIVED Form 1449 (Modified) Atty Docket No. 09/724,585 Application No.: Beardslee et al.7 Applicant 2001 **Information Disclosure** November 28, 2000 Filing Date **Statement By Applicant** APR 1 6 2001 Unknown Group Use Several Sheets if Necessary) Page 3 of 4

### **Other Documents**

Examiner	,-,,							
Initial	No.	Author, Title, Place (e.g. Journal) of Publication, Date						
Kran	CC.	rzysztof Badzmirowski et al., "Diagnosis of Digital/Analogue Measurement ystem with Application of Test Bus and Distributed Diagnostic Subsystem," roceedings of the IEEE Instrumentation and Measurement Technology onference, 1998.						
XXX	DD.	Stephen Pateras et al., "BIST: A Test & Diagnosis Methodology for Complex, High Reliability Electronics Systems," 1997 IEEE Autotestcon Proceedings.						
KNY	EE.	John Sweeney, "A Method For Using JTAG Boundary Scan For Diagnosing Module Level Functional Failures," Proceedings of WesCon Conference, 1988.						
War	FF.	Wen-Jong Fang et al., "A Multi-Level FPGA Synthesis Method Supporting HDL Debugging for Emulation-Based Designs," Proceedings of the Asian and South Pacific Design Automation Conference, 1999.						
Wan	GG.	David Ruimy Gonzales, "Tool Reusable for DSP System Emulation and Board Production Testing," IEEE Technical Applications Conference, Northcon, 1996.						
Kran	НН.	Ray Weiss, "ICEs try to target higher clock rates, more processors," Computer Design, Vol. 35, No. 2, February 1996.						
MM	II.	Mike Winters, "Using IEEE-1149.1 For In-Circuit Emulation," Proceedings of VesCon, 1994.						
XXX	JJ.	Christopher Perez, "Tools for Embedded-Systems Debugging," Dr. Dobbs ournal, March 1993.						
fren	KK.	Kristen Ahrens, "Test Standard Speeds On-Board Programming," Electronic Design, November 7, 1994.						
d MV	LL.	Oliver Bringmann et al., "Target Architecture Oriented High-Level Synthesis for Multi-FPGA Based Emulation," Proceedings of the Design Automation and Test Conference, DATE, 2000.						
KNN	MM.	Karlheinz Weiß et al., "Exploiting FPGA-Features during the Emulation of a Fast Reactive Embedded System," Proceedings of the 1999 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, ACM, 1999.						
KNAN	NN.	Gernot Koch et al., "Breakpoints and Breakpoint Detection in Source Level Emulation," 9th International Symposium on System Synthesis, 1996.						
KMW	00.	Gernot Koch et al., "Co-Emulation and Debugging of HW/SW-Systems," 10 <sup>th</sup> International Symposium on System Synthesis (ISSS), 1997.						
MAN	PP.	Gernot Koch et al., "System prototyping in the COBRA Project," International Journal Microprocessors and Microsystems, Elsevier Science, Vol. 20, No. 3, 1996.						
KAN	QQ.	G. Haug et al., "Behavioral Emulation of Synthesized RT-level Descriptions Using VLIW Architectures," 9 <sup>th</sup> International Workshop on Rapid System Prototyping, 1998.						
Examiner	KM	Date Considered 4/13/04						

Atty Docket No. BRIDP004

Application No.: 09/724,585|PR | 7 200|

Application No.: Beardslee et al.

Filing Date November 28, 2000 L ROOM

Group Unknown

Page 4 of 4

### **Other Documents**

Examiner Initial	No.	Author, Title, Place (e.g. Journal) of Publication, Date					
Kryn	RR.	Gernot Koch et al., "System Validation by Source Level Emulation of Behavioral VHDL Specifications," 6 <sup>th</sup> International Workshop on Rapid System Prototyping, 1995.					
	SS.	ernot Koch, "Interaktives Debugging algorithmischer Hardware- erhaltensbeschreibungen mit Emulation," Dissertation, 1998.					
KNAN	TT.	Peter Clarke, "DATE99: Temento to launch scan insertion tool," EETimes.com, March 4, 1999.					
Kran	UU.	Alexander Miczo, "Digital Logic Testing and Simulation," Harper & Row, Publishers, 1996.					
Man	_ VV.	Xilinx, "ChipScope Software and ILA Cores User Manual," v1.1, June 30, 2000					
man	WW.	Gernot Koch et al., "Breakpoints and Breakpoint Detection in Source Level Emulation," ACM Transactions on Design Automation of Electronic Systems, Vol. 3, No. 2, 1998.					
Kryn	XX.	Samiha Mourad et al., "123 Logic Analyzers", The Engineering Handbook, pp. 1325-1330, CRC Press, Inc., 1996.					
Wille	Exa	Date Considered					

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

RECEIVED
APR 17 2001
TC 2800 MAIL ROOM



### Form 1449 (Modified)

**Information Disclosure** 

(Use Several Sheets if Necessary)

**Statement By Applicant** 

Atty Docket No. BRIDP004

Applicant: BEARDSLEE et al.

Filing Date

Group

November 28, 2000

2819

Application No.:

09/724,585

### **U.S. Patent Documents**

Examiner						Sub-	Filing
Initial	No.	Patent No.	Date	Patentee	Class	class	Date
KMM	1	5,801,956	09/01/98	Kawamura et al.	364	489	06/20/96
MAN	2	5,831,868	11/03/98	Beausang et al.	364	489	12/09/97
Kan	_ 3	5,905,883	05/18/99	Kasuya	395	500	04/15/96
MAC	<del>.</del> 4	5,991,523	11/23/99	Williams et al.	395	500.19	03/18/97

Foreign Patent or Published Foreign Patent Application

Examiner		Document	Publication			Sub-	Trans	slation
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No

### **Other Documents**

Examiner							
Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication					
Krav	5	CT International Search Report, re PCT/US 00/32543, 28.06.01					
Krau	6	U.S. Patent Application No. 09/724,840, filed 11/28/00					
Kndsc	- 7	U.S. Patent Application No. 09/724,839, filed 11/28/00					
Kran	- 8	U.S. Patent Application No. 09/724,702, filed 11/28/00					
Examiner Date Considered							
L Y	1	4/13/04					

			- A t	
	Form 1449 (Modified)	Atty Docket No.	BRIDP004	
		Application No.:	09/724,585	
	D Information Disclosure	Applicant	Beardslee et al.	
/	Statement By Applicant	Filing Date	11/28/00	
	2002	Group	2824	
	(Use Several Sheets if Necessary)			
/	<b>2 2</b>	_ <del>_</del>		

### **U.S. Patent Documents**

ENTA TRADE

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
Kran	Α.	5,412,260	05/1995	Tsui et al.	-	_	
Krow	B.	5,717,699	02/1998	Haag et al.	_	_	
XXV	C.	6,107,821	08/2000	Kelem et al.		_	
Kran	.D.	6,157,210	12/2000	Zaveri et al.	_	_	
Kryn	E.	6,182,268 B1	01/2001	McElvain	_	_	
Kran	F.	6,188,975 B1	02/2001	Gay	_	_	
KNAM	G.	6,212,650 B1	04/2001	Guccione	_	_	
KIN	H.	6,240,376 B1	05/2001	Raynaud et al.	_	_	
Kryv	I.	6,311,317 B1	10/2001	Khoche et al.		_	
Kran	- J.	6,247,147 B1	06/2001	Beenstra et al.	_	_	
MAN	. K.	6,286,114 B1	09/2001	Veenstra et al.	-	_	

### Foreign Patent or Published Foreign Patent Application

Examiner Initial		Document No.	Publication Date	Country or Patent Office	Class	Sub- Class	Translation Yes No
<u></u>	L.						
	M.						
	N.						

### **Other Documents**

Examiner Initial	No.	Author, Title, Place (e.g. Journal) of Publication, Date
	Ο.	
	P.	
	Q.	
Examinen	The	Date Considered 14/04

Form 1449 (Modified)

**Information Disclosure Statement By Applicant** 

(Use Several Sheets if Necessary)

		Technology Center 2100
Group	2824	NOV 1 8 2002
Filing Date	11/28/00	•
Applicant	Beardslee et al.	RECEIVED
Application No.:	09/724,585	
Atty Docket No.	BRIDP004	

### **U.S. Patent Documents**

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
KNAN	A.	6,336,087	01/2002	Burgun et al.	_	_	
Kran	B.	6,389,586	05/2002	McElvain		_	
KVSV	C.	6,438,735	08/2002	McElvain et al.	_	_	
Krar	D.	6,449,762	09/2002	McElvain	_	7C	
	E.					2800	Z 70
	F.						F RC
	G.					=	D ==
	H.						
	I.					RODM	
	J.						
	K.						

## Foreign Patent or Published Foreign Patent Application

Examiner Initial		Document No.	Publication Date	Country or Patent Office	Class	Sub- Class	Translation Yes No
	L.						
	M.						
	N.						

### **Other Documents**

Examiner Initial	No.	Author, Title, Place (e.g. Jo	urnal) of Publication, Date
	O.		
	P.		
	Q.		
Examiner	K	Though	Date Considered 4/13/04